| Age | Commit message (Expand) | Author |
|---|---|---|
| 2022-10-03 | Fix pipeline hazards | Alejandro Soto |
| 2022-10-02 | Use @(posedge clk) in register files | Alejandro Soto |
| 2022-09-27 | Switch from operand forwarding to next insn stalls (improves Fmax) | Alejandro Soto |
| 2022-09-27 | Fix branching bugs | Alejandro Soto |
| 2022-09-25 | Refactor CPSR and uarch.sv | Alejandro Soto |
| 2022-09-25 | Fix Quartus issues | Alejandro Soto |
| 2022-09-25 | Implement register file | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |