summaryrefslogtreecommitdiff
path: root/rtl/dma_axi32/dma_axi32_core0_wdt.v
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2024-02-28 16:44:15 -0600
committerAlejandro Soto <alejandro@34project.org>2024-03-03 20:42:36 -0600
commitcce507d21c86f20a83eec1b09fe3231399ffb10c (patch)
treecef497f3eb1767aeb9d8817adbbed467eac3b72d /rtl/dma_axi32/dma_axi32_core0_wdt.v
parent872349eb3a3a508abee028e75da546692eb8e0e7 (diff)
rtl/dma_axi32: fix verilator warnings
Diffstat (limited to 'rtl/dma_axi32/dma_axi32_core0_wdt.v')
-rw-r--r--rtl/dma_axi32/dma_axi32_core0_wdt.v14
1 files changed, 9 insertions, 5 deletions
diff --git a/rtl/dma_axi32/dma_axi32_core0_wdt.v b/rtl/dma_axi32/dma_axi32_core0_wdt.v
index d6ad374..48f9be4 100644
--- a/rtl/dma_axi32/dma_axi32_core0_wdt.v
+++ b/rtl/dma_axi32/dma_axi32_core0_wdt.v
@@ -1,3 +1,5 @@
+// verilator lint_off WIDTHEXPAND
+// verilator lint_off WIDTHTRUNC
/////////////////////////////////////////////////////////////////////
//// ////
//// Author: Eyal Hochberg ////
@@ -75,9 +77,9 @@ module dma_axi32_core0_wdt(clk,reset,ch_active,rd_burst_start,rd_ch_num,wr_burst
always @(posedge clk or posedge reset)
if (reset)
- wdt_ch_num <= #1 3'd0;
+ wdt_ch_num <= 3'd0;
else if (advance)
- wdt_ch_num <= #1 wdt_ch_num + 1'b1;
+ wdt_ch_num <= wdt_ch_num + 1'b1;
@@ -87,11 +89,11 @@ module dma_axi32_core0_wdt(clk,reset,ch_active,rd_burst_start,rd_ch_num,wr_burst
always @(posedge clk or posedge reset)
if (reset)
- counter <= #1 {`WDT_BITS{1'b1}};
+ counter <= {`WDT_BITS{1'b1}};
else if (advance | idle)
- counter <= #1 {`WDT_BITS{1'b1}};
+ counter <= {`WDT_BITS{1'b1}};
else
- counter <= #1 counter - 1'b1;
+ counter <= counter - 1'b1;
endmodule
@@ -101,3 +103,5 @@ endmodule
+// verilator lint_on WIDTHEXPAND
+// verilator lint_on WIDTHTRUNC