summaryrefslogtreecommitdiff
path: root/rtl/core/isa.sv
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2024-01-21 06:23:46 -0600
committerAlejandro Soto <alejandro@34project.org>2024-02-20 11:11:17 -0600
commitf3b18ead59ae02f95dabbf0a1dea40873a816975 (patch)
tree8979e50f2a37f66a4cd27e937b480efe60d72cf7 /rtl/core/isa.sv
parenta8bc5a353ea997f73209b39377ee15a73e471237 (diff)
rtl: refactor filenames and directory hierarchy
Diffstat (limited to 'rtl/core/isa.sv')
-rw-r--r--rtl/core/isa.sv227
1 files changed, 227 insertions, 0 deletions
diff --git a/rtl/core/isa.sv b/rtl/core/isa.sv
new file mode 100644
index 0000000..6784eca
--- /dev/null
+++ b/rtl/core/isa.sv
@@ -0,0 +1,227 @@
+`ifndef CORE_DECODE_ISA_SV
+`define CORE_DECODE_ISA_SV
+
+`define FIELD_COND [31:28]
+`define FIELD_OP [27:0]
+
+`define COND_EQ 4'b0000
+`define COND_NE 4'b0001
+`define COND_HS 4'b0010
+`define COND_LO 4'b0011
+`define COND_MI 4'b0100
+`define COND_PL 4'b0101
+`define COND_VS 4'b0110
+`define COND_VC 4'b0111
+`define COND_HI 4'b1000
+`define COND_LS 4'b1001
+`define COND_GE 4'b1010
+`define COND_LT 4'b1011
+`define COND_GT 4'b1100
+`define COND_LE 4'b1101
+`define COND_AL 4'b1110
+`define COND_UD 4'b1111 // Indefnido antes de ARMv5
+
+// Necesario para evitar caminos combinacionales largos en ALU
+`define FIELD_ALUOP_SUB_SBC [2]
+`define FIELD_ALUOP_RSB_RSC [2]
+`define FIELD_ALUOP_ADD_CMN [1]
+`define FIELD_ALUOP_ADD_NOTCMN_ADC [0]
+
+// Segundo operando de varios grupos de instrucciones
+
+`define FIELD_SND_ROR8 [11:8]
+`define FIELD_SND_IMM8 [7:0]
+`define FIELD_SND_IMM12 [11:0]
+`define FIELD_SND_SHIFTIMM [11:7]
+`define FIELD_SND_RS [11:8]
+`define FIELD_SND_ZEROIFREG [7]
+`define FIELD_SND_SHIFT [6:5]
+`define FIELD_SND_RM [3:0]
+
+`define SHIFT_LSL 2'b00
+`define SHIFT_LSR 2'b01
+`define SHIFT_ASR 2'b10
+`define SHIFT_ROR 2'b11
+
+// Instrucciones de salto
+
+`define INSN_B 28'b101_0_????????????????????????
+`define INSN_BL 28'b101_1_????????????????????????
+
+// Esto no es parte de ARMv4, pero U-boot tiene algunos `bx lr` hard-coded
+`define INSN_BXLR 28'h12fff1e
+
+`define GROUP_B 28'b101_?_????????????????????????
+
+`define FIELD_B_L [24]
+`define FIELD_B_OFFSET [23:0]
+
+// Instrucciones de procesamiento de datos (aritmético-lógicas y MOV)
+
+`define INSN_AND 28'b00_?_0000_?_????_????_????????????
+`define INSN_EOR 28'b00_?_0001_?_????_????_????????????
+`define INSN_SUB 28'b00_?_0010_?_????_????_????????????
+`define INSN_RSB 28'b00_?_0011_?_????_????_????????????
+`define INSN_ADD 28'b00_?_0100_?_????_????_????????????
+`define INSN_ADC 28'b00_?_0101_?_????_????_????????????
+`define INSN_SBC 28'b00_?_0110_?_????_????_????????????
+`define INSN_RSC 28'b00_?_0111_?_????_????_????????????
+`define INSN_TST 28'b00_?_1000_1_????_0000_????????????
+`define INSN_TEQ 28'b00_?_1001_1_????_0000_????????????
+`define INSN_CMP 28'b00_?_1010_1_????_0000_????????????
+`define INSN_CMN 28'b00_?_1011_1_????_0000_????????????
+`define INSN_ORR 28'b00_?_1100_?_????_????_????????????
+`define INSN_MOV 28'b00_?_1101_?_0000_????_????????????
+`define INSN_BIC 28'b00_?_1110_?_????_????_????????????
+`define INSN_MVN 28'b00_?_1111_?_0000_????_????????????
+
+`define GROUP_ALU \
+ `INSN_AND, `INSN_EOR, `INSN_SUB, `INSN_RSB, `INSN_ADD, `INSN_ADC, `INSN_SBC, `INSN_RSC, \
+ `INSN_TST, `INSN_TEQ, `INSN_CMP, `INSN_CMN, `INSN_ORR, `INSN_MOV, `INSN_BIC, `INSN_MVN
+
+`define FIELD_DATA_IMM [25]
+`define FIELD_DATA_OPCODE [24:21]
+`define FIELD_DATA_S [20]
+`define FIELD_DATA_RN [19:16]
+`define FIELD_DATA_RD [15:12]
+`define FIELD_DATA_REGSHIFT [4]
+
+// Instrucciones de multiplicación
+
+`define INSN_MUL 28'b0000000_?_????_0000_????_1001_????
+`define INSN_MLA 28'b0000001_?_????_????_????_1001_????
+`define INSN_UMULL 28'b0000100_?_????_????_????_1001_????
+`define INSN_UMLAL 28'b0000101_?_????_????_????_1001_????
+`define INSN_SMULL 28'b0000110_?_????_????_????_1001_????
+`define INSN_SMLAL 28'b0000111_?_????_????_????_1001_????
+
+`define GROUP_MUL `INSN_MUL, `INSN_MLA, `INSN_UMULL, `INSN_UMLAL, `INSN_SMULL, `INSN_SMLAL
+
+`define FIELD_MUL_LONG [23]
+`define FIELD_MUL_SIGNED [22]
+`define FIELD_MUL_ACC [21]
+`define FIELD_MUL_S [20]
+`define FIELD_MUL_RD [19:16]
+`define FIELD_MUL_RN [15:12]
+`define FIELD_MUL_RS [11:8]
+`define FIELD_MUL_RM [3:0]
+
+// Instrucciones de load/store
+
+`define INSN_LDR 28'b01_?_?_?_0_?_1_????_????_????????????
+`define INSN_LDRB 28'b01_?_?_?_1_?_1_????_????_????????????
+`define INSN_LDRBT 28'b01_?_0_?_1_1_1_????_????_????????????
+`define INSN_LDRT 28'b01_?_0_?_0_1_1_????_????_????????????
+`define INSN_STR 28'b01_?_?_?_0_?_0_????_????_????????????
+`define INSN_STRB 28'b01_?_?_?_1_?_0_????_????_????????????
+`define INSN_STRBT 28'b01_?_0_?_1_1_0_????_????_????????????
+`define INSN_STRT 28'b01_?_0_?_0_1_0_????_????_????????????
+
+`define INSN_LDRH 28'b000_?_?_?_?_1_????_????_????_1011_????
+`define INSN_LDRSB 28'b000_?_?_?_?_1_????_????_????_1101_????
+`define INSN_LDRSH 28'b000_?_?_?_?_1_????_????_????_1111_????
+`define INSN_STRH 28'b000_?_?_?_?_0_????_????_????_1011_????
+
+`define INSN_LDM_CUR 28'b100_?_?_0_?_1_????_????????????????
+`define INSN_LDM_USR 28'b100_?_?_1_0_1_????_0_???????????????
+`define INSN_LDM_RFE 28'b100_?_?_1_?_1_????_1_???????????????
+`define INSN_STM_CUR 28'b100_?_?_0_?_0_????_????????????????
+`define INSN_STM_USR 28'b100_?_?_1_0_0_????_????????????????
+
+`define GROUP_LDST_SINGLE_IMM 28'b01_0_?_?_?_?_?_????_????_????????????
+`define GROUP_LDST_SINGLE_REG 28'b01_1_?_?_?_?_?_????_????_?????_??_0_????
+`define GROUP_LDST_SINGLE `GROUP_LDST_SINGLE_IMM, `GROUP_LDST_SINGLE_REG
+`define GROUP_LDST_MISC `INSN_LDRH, `INSN_LDRSB, `INSN_LDRSH, `INSN_STRH
+`define GROUP_LDST_MULT 28'b100_?_?_?_?_?_????_????????????????
+
+`define FIELD_LDST_LD [20]
+`define FIELD_LDST_SINGLE_REG [25]
+`define FIELD_LDST_SINGLE_P [24]
+`define FIELD_LDST_SINGLE_U [23]
+`define FIELD_LDST_SINGLE_B [22]
+`define FIELD_LDST_SINGLE_W [21]
+`define FIELD_LDST_SINGLE_RN [19:16]
+`define FIELD_LDST_SINGLE_RD [15:12]
+
+`define FIELD_LDST_MISC_P [24]
+`define FIELD_LDST_MISC_U [23]
+`define FIELD_LDST_MISC_IMM [22]
+`define FIELD_LDST_MISC_W [21]
+`define FIELD_LDST_MISC_RN [19:16]
+`define FIELD_LDST_MISC_RD [15:12]
+`define FIELD_LDST_MISC_IMM_HI [11:8]
+`define FIELD_LDST_MISC_S [6]
+`define FIELD_LDST_MISC_H [5]
+`define FIELD_LDST_MISC_IMM_LO [3:0]
+`define FIELD_LDST_MISC_RM [3:0]
+
+`define FIELD_LDST_MULT_P [24]
+`define FIELD_LDST_MULT_U [23]
+`define FIELD_LDST_MULT_S [22]
+`define FIELD_LDST_MULT_W [21]
+`define FIELD_LDST_MULT_RN [19:16]
+`define FIELD_LDST_MULT_LIST [15:0]
+
+// Instrucciones para operaciones atómicas optimistas (monitor exclusivo)
+
+`define INSN_LDREX 28'b0001100_1_????_????_1111_1001_1111
+`define INSN_STREX 28'b0001100_0_????_????_1111_1001_????
+`define GROUP_LDST_EX `INSN_LDREX, `INSN_STREX
+
+`define FIELD_LDST_EX_LD [20]
+`define FIELD_LDST_EX_RN [19:16]
+`define FIELD_LDST_EX_RD [15:12]
+`define FIELD_LDST_EX_R_OK [3:0]
+
+// Instrucciones atómicas de intercambio registro-memoria (deprecadas)
+
+`define INSN_SWP 28'b00010000_????_????_0000_1001_????
+`define INSN_SWPB 28'b00010100_????_????_0000_1001_????
+
+`define GROUP_SWP 28'b00010?00_????_????_0000_1001_????
+
+`define FIELD_SWP_BYTE [22]
+`define FIELD_SWP_RN [19:16]
+`define FIELD_SWP_RD [15:12]
+`define FIELD_SWP_RM [3:0]
+
+// Instrucciones de coprocesador, solo definido para CP15
+
+`define INSN_MCR 28'b1110_???_0_????_????_1111_???_1_????
+`define INSN_MRC 28'b1110_???_1_????_????_1111_???_1_????
+
+`define GROUP_CP 28'b1110_???_?_????_????_1111_???_1_????
+
+`define FIELD_CP_OPCODE [23:21]
+`define FIELD_CP_LOAD [20]
+`define FIELD_CP_CRN [19:16]
+`define FIELD_CP_RD [15:12]
+`define FIELD_CP_NUM [11:8]
+`define FIELD_CP_OPCODE2 [7:5]
+`define FIELD_CP_CRM [3:0]
+
+// Instrucciones de CPSR/SPSR
+
+`define INSN_MRS 28'b0_0_0_1_0_?_0_0_1111_????_000000000000
+`define INSN_MSR_IMM 28'b0_0_1_1_0_?_1_0_????_1111_????_????????
+`define INSN_MSR_REG 28'b0_0_0_1_0_?_1_0_????_1111_0000_0000_????
+
+`define GROUP_MSR `INSN_MSR_IMM, `INSN_MSR_REG
+
+`define FIELD_MRS_R [22]
+`define FIELD_MRS_RD [15:12]
+`define FIELD_MSR_I [25]
+`define FIELD_MSR_R [22]
+`define FIELD_MSR_MASK [19:16]
+
+// System call
+
+`define INSN_SWI 28'b1111_????????????????????????
+
+`define FIELD_SWI_IMM [23:0]
+
+// GDB swbreak (a magic 'und')
+
+`define INSN_GDB_SWBREAK 28'h7ffdefe
+
+`endif