summaryrefslogtreecommitdiff
path: root/rtl/core/cp15/cyclecnt.sv
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2024-01-21 06:23:46 -0600
committerAlejandro Soto <alejandro@34project.org>2024-02-20 11:11:17 -0600
commitf3b18ead59ae02f95dabbf0a1dea40873a816975 (patch)
tree8979e50f2a37f66a4cd27e937b480efe60d72cf7 /rtl/core/cp15/cyclecnt.sv
parenta8bc5a353ea997f73209b39377ee15a73e471237 (diff)
rtl: refactor filenames and directory hierarchy
Diffstat (limited to 'rtl/core/cp15/cyclecnt.sv')
-rw-r--r--rtl/core/cp15/cyclecnt.sv23
1 files changed, 0 insertions, 23 deletions
diff --git a/rtl/core/cp15/cyclecnt.sv b/rtl/core/cp15/cyclecnt.sv
deleted file mode 100644
index b079a1b..0000000
--- a/rtl/core/cp15/cyclecnt.sv
+++ /dev/null
@@ -1,23 +0,0 @@
-`include "core/uarch.sv"
-
-module core_cp15_cyclecnt
-(
- input logic clk,
- rst_n,
-
- input logic halt,
-
- output word read
-);
-
- word cyclecnt;
-
- assign read = cyclecnt;
-
- always @(posedge clk or negedge rst_n)
- if(!rst_n)
- cyclecnt <= 0;
- else if(!halt)
- cyclecnt <= cyclecnt + 1;
-
-endmodule