sdram.py « sim « tb - conspiracion - Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator.

summary refs log tree commit diff

path: root/tb/sim/sdram.py

blob: fbc2c97e94d222d8459bc040efc369d5aa10cedb (plain)

START = 0x0000_1000
END   = 0x0000_2000

cycles = 30000
mem_dumps = [range(START, END)]

def final():
    assert_mem(START, list(range(0, (END - START) >> 2)))