blob: 30c8dd325d27dd524828a03d77329f7d96119269 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
addrmap vdc_if {
name = "Video display controller";
default hw = r;
default sw = rw;
default regwidth = 32;
default precedence = hw;
reg {
name = "Control and status register";
field {
desc = "Enable video DAC output";
} DACEN[0:0] = 0;
field {
desc = "Video DAC output is active";
hw = w;
sw = r;
} DACON[1:1] = 0;
field {
desc = "Enable double buffering";
} DOUBLEBUFF[2:2] = 0;
} CTRL @ 0x00;
reg {
name = "Output resolution geometry";
field {
desc = "Vertical lines minus one";
} LINES[15:0];
field {
desc = "Line length in words minus one";
} LENGTH[31:16];
} GEOMETRY @ 0x04;
reg {
name = "Buffer stream access and format";
field {
desc = "Horizontal stride";
} HSTRIDE[15:0];
} STREAM @ 0x08;
reg {
name = "Base address of the primary buffer";
field {
desc = "Base address in words";
hw = rw;
precedence = sw;
we;
} ADDR[31:2];
} FRONT @ 0x0c;
reg {
name = "Back buffer";
field {
desc = "Base address in words";
hw = rw;
precedence = sw;
we;
swmod;
} ADDR[31:2];
} BACK @ 0x10;
reg {
name = "Retired back buffer";
default hw = w;
default sw = r;
field {
desc = "Base address in words";
} ADDR[31:2];
} RETIRE @ 0x14;
};
|
