rtl/vdc/vdc_dac.sv


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

interface vdc_dac;

	import vdc_pkg::*;

	logic first, last, ready, valid;
	pix_rgb30 pix;

	modport tx
	(
		input  ready,

		output pix,
		       last,
		       first,
		       valid
	);

	modport rx
	(
		input  pix,
		       last,
		       first,
		       valid,

		output ready
	);

endinterface