| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | axi_bus.sv | 767 | logplain |
| -rw-r--r-- | mod.mk | 180 | logplain |
| -rw-r--r-- | pkt_switch.v | 4385 | logplain |
| -rw-r--r-- | testbench.py | 10360 | logplain |
![]() |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |
| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | axi_bus.sv | 767 | logplain |
| -rw-r--r-- | mod.mk | 180 | logplain |
| -rw-r--r-- | pkt_switch.v | 4385 | logplain |
| -rw-r--r-- | testbench.py | 10360 | logplain |