rtl/if_common/if_axil.sv


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

// AXI4-Lite, sin wstrb ni axprot
interface if_axil
#(int WIDTH = 32);

	logic              awvalid;
	logic              awready;
	logic[WIDTH - 1:0] awaddr;

	logic              wvalid;
	logic              wready;
	logic[WIDTH - 1:0] wdata;

	logic bvalid;
	logic bready;

	logic              arvalid;
	logic              arready;
	logic[WIDTH - 1:0] araddr;

	logic              rvalid;
	logic              rready;
	logic[WIDTH - 1:0] rdata;

	modport m
	(
		input  awready,
		       wready,
		       bvalid,
		       arready,
		       rvalid,
		       rdata,

		output awvalid,
		       awaddr,
		       wvalid,
		       wdata,
		       bready,
		       arvalid,
		       araddr,
		       rready
	);

	modport s
	(
		input  awvalid,
		       awaddr,
		       wvalid,
		       wdata,
		       bready,
		       arvalid,
		       araddr,
		       rready,

		output awready,
		       wready,
		       bvalid,
		       arready,
		       rvalid,
		       rdata
	);
endinterface