rtl/if_common/if_axib.sv


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125

// AXI4 full modulo prot, cache, lock, QoS, region
interface if_axib
#(int ADDR_WIDTH = 32,
  int DATA_WIDTH = 32,
  int ID_WIDTH   = 8);

	logic                   awvalid,
	                        awready;
	logic[ID_WIDTH - 1:0]   awid;
	logic[7:0]              awlen;
	logic[2:0]              awsize;
	logic[1:0]              awburst;
	logic[ADDR_WIDTH - 1:0] awaddr;

	logic                             wvalid;
	logic                             wready;
	logic[DATA_WIDTH - 1:0]           wdata;
	logic                             wlast;
	logic[(DATA_WIDTH + 7) / 8 - 1:0] wstrb;

	logic                 bvalid;
	logic                 bready;
	logic[ID_WIDTH - 1:0] bid;
	logic[1:0]            bresp;

	logic                   arvalid,
	                        arready;
	logic[ID_WIDTH - 1:0]   arid;
	logic[7:0]              arlen;
	logic[2:0]              arsize;
	logic[1:0]              arburst;
	logic[ADDR_WIDTH - 1:0] araddr;

	logic                   rvalid;
	logic                   rready;
	logic[ID_WIDTH - 1:0]   rid;
	logic[DATA_WIDTH - 1:0] rdata;
	logic[1:0]              rresp;
	logic                   rlast;

	modport m
	(
		input  awready,

		       wready,

		       bid,
		       bresp,
		       bvalid,

		       arready,

		       rid,
		       rdata,
		       rlast,
		       rresp,
		       rvalid,

		output awid,
		       awlen,
		       awaddr,
		       awsize,
		       awburst,
		       awvalid,

		       wdata,
		       wlast,
		       wstrb,
		       wvalid,

		       bready,

		       arid,
		       arlen,
		       araddr,
		       arsize,
		       arburst,
		       arvalid,

		       rready
	);

	modport s
	(
		input  awid,
		       awlen,
		       awaddr,
		       awsize,
		       awburst,
		       awvalid,

		       wdata,
		       wlast,
		       wstrb,
		       wvalid,

		       bready,

		       arid,
		       arlen,
		       araddr,
		       arsize,
		       arburst,
		       arvalid,

		       rready,

		output awready,

		       wready,

		       bid,
		       bresp,
		       bvalid,

		       arready,

		       rid,
		       rdata,
		       rlast,
		       rresp,
		       rvalid
	);

endinterface