1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
|
`include "gfx/gfx_defs.sv"
module gfx
(
input logic clk,
rst_n,
input logic[5:0] cmd_address,
input logic cmd_read,
cmd_write,
input logic[31:0] cmd_writedata,
output logic[31:0] cmd_readdata,
input logic mem_waitrequest,
mem_readdatavalid,
input logic[15:0] mem_readdata,
output logic[25:0] mem_address,
output logic mem_read,
mem_write,
output logic[15:0] mem_writedata,
input logic scan_ready,
output logic scan_valid,
scan_endofpacket,
scan_startofpacket,
output rgb30 scan_data
);
fp readdata, writedata;
mat4 a, b, q, hold_q;
logic start, done;
assign mem_read = 1;
assign mem_write = 0;
assign readdata = hold_q[cmd_address[3:2]][cmd_address[1:0]];
assign writedata = cmd_writedata[`FLOAT_BITS - 1:0];
always_comb begin
if (!cmd_address[5])
cmd_readdata = {{($bits(cmd_readdata) - `FLOAT_BITS){1'b0}}, readdata};
else if (cmd_address[4])
cmd_readdata = cmd_address[0] ? cnt_done : cnt_start;
else
unique case (cmd_address[1:0])
2'b00:
cmd_readdata = snp_trans[31:0];
2'b01:
cmd_readdata = snp_trans[63:32];
2'b10:
cmd_readdata = snp_cycles[31:0];
2'b11:
cmd_readdata = snp_cycles[63:32];
endcase
end
mat_mat_mul mul
(
.in_ready(),
.in_valid(start),
.out_ready(1),
.out_valid(done),
.*
);
logic frag_mask, scan_mask;
gfx_masks masks
(
.frag_mask_set(0),
.frag_mask_write(0),
.frag_mask_read_addr(),
.frag_mask_write_addr(),
.*
);
logic swap_buffers;
rgb24 clear_color;
assign swap_buffers = 0;
assign clear_color.r = 255;
assign clear_color.g = 0;
assign clear_color.b = 0;
linear_coord scan_mask_addr;
logic scanout_read_tmp;
gfx_scanout scanout
(
.mask(scan_mask),
.mask_addr(scan_mask_addr),
.fb_read(scanout_read_tmp),
.fb_address(),
.fb_readdata(),
.fb_waitrequest(0),
.fb_readdatavalid(scanout_read_tmp),
.*
);
logic[63:0] cnt_cycles, cnt_trans, snp_cycles, snp_trans;
logic[24:0] cnt_addr;
logic[31:0] cnt_done, cnt_start;
assign mem_address = {cnt_addr, 1'b0};
always_ff @(posedge clk) begin
if (cmd_write) begin
if (cmd_address[4])
b[cmd_address[3:2]][cmd_address[1:0]] <= writedata;
else
a[cmd_address[3:2]][cmd_address[1:0]] <= writedata;
snp_trans <= cnt_trans;
snp_cycles <= cnt_cycles;
end
if (done)
hold_q <= q;
end
always_ff @(posedge clk or negedge rst_n)
if (!rst_n) begin
start <= 0;
cnt_addr <= 0;
cnt_trans <= 0;
cnt_cycles <= 0;
cnt_done <= 0;
cnt_start <= 0;
end else begin
start <= cmd_write;
cnt_cycles <= cnt_cycles + 1;
if (start)
cnt_start <= cnt_start + 1;
if (done)
cnt_done <= cnt_done + 1;
if (!mem_waitrequest)
cnt_addr <= cnt_addr + 1;
if (mem_readdatavalid)
cnt_trans <= cnt_trans + 1;
end
endmodule
|
