blob: cb4ded61a75da2f84827c13f06aa37dda68b3bb5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
module lzc_256 (
input [255:0] a,
output [7:0] c,
output v
);
logic [6:0] z0;
logic [6:0] z1;
logic v0;
logic v1;
logic s0;
logic s1;
logic s2;
logic s3;
logic s4;
logic s5;
logic s6;
logic s7;
logic s8;
logic s9;
logic s10;
logic s11;
logic s12;
logic s13;
logic s14;
logic s15;
logic s16;
lzc_128 lzc_128_comp_0 (
.a(a[127:0]),
.c(z0),
.v(v0)
);
lzc_128 lzc_128_comp_1 (
.a(a[255:128]),
.c(z1),
.v(v1)
);
assign s0 = v1 | v0;
assign s1 = (~v1) & z0[0];
assign s2 = z1[0] | s1;
assign s3 = (~v1) & z0[1];
assign s4 = z1[1] | s3;
assign s5 = (~v1) & z0[2];
assign s6 = z1[2] | s5;
assign s7 = (~v1) & z0[3];
assign s8 = z1[3] | s7;
assign s9 = (~v1) & z0[4];
assign s10 = z1[4] | s9;
assign s11 = (~v1) & z0[5];
assign s12 = z1[5] | s11;
assign s13 = (~v1) & z0[6];
assign s14 = z1[6] | s13;
assign v = s0;
assign c[0] = s2;
assign c[1] = s4;
assign c[2] = s6;
assign c[3] = s8;
assign c[4] = s10;
assign c[5] = s12;
assign c[6] = s14;
assign c[7] = v1;
endmodule
|
