summaryrefslogtreecommitdiff
path: root/rtl/dma_axi32/filelist.txt
blob: 5a0e2d63b7fa913a6381c5fc3822a802bbc53791 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
dma_axi32.v
dma_axi32_dual_core.v
dma_axi32_apb_mux.v
dma_axi32_reg.v
dma_axi32_reg_core0.v
prgen_scatter8_1.v
dma_axi32_core0_top.v
dma_axi32_core0.v
dma_axi32_core0_wdt.v
dma_axi32_core0_arbiter.v
dma_axi32_core0_ctrl.v
dma_axi32_core0_axim_wr.v
dma_axi32_core0_axim_cmd.v
dma_axi32_core0_axim_timeout.v
dma_axi32_core0_axim_wdata.v
prgen_joint_stall.v
prgen_fifo.v
prgen_stall.v
dma_axi32_core0_axim_resp.v
dma_axi32_core0_axim_rd.v
dma_axi32_core0_axim_rdata.v
dma_axi32_core0_channels.v
dma_axi32_core0_channels_apb_mux.v
dma_axi32_core0_channels_mux.v
prgen_or8.v
prgen_mux8.v
prgen_demux8.v
dma_axi32_core0_ch.v
dma_axi32_core0_ch_reg.v
dma_axi32_core0_ch_reg_size.v
prgen_rawstat.v
dma_axi32_core0_ch_offsets.v
dma_axi32_core0_ch_remain.v
dma_axi32_core0_ch_outs.v
dma_axi32_core0_ch_calc.v
dma_axi32_core0_ch_calc_addr.v
dma_axi32_core0_ch_calc_size.v
prgen_min3.v
prgen_min2.v
dma_axi32_core0_ch_calc_joint.v
dma_axi32_core0_ch_periph_mux.v
dma_axi32_core0_ch_fifo_ctrl.v
dma_axi32_core0_ch_wr_slicer.v
prgen_swap_32.v
dma_axi32_core0_ch_rd_slicer.v
dma_axi32_core0_ch_fifo_ptr.v
dma_axi32_core0_ch_fifo.v
dma_axi32_core0_ch_empty.v
prgen_delay.v