1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
`include "core/uarch.sv"
module core_reg_file
(
input logic clk,
input psr_mode rd_mode,
input reg_num rd_r,
input reg_index wr_index,
input logic wr_enable,
wr_enable_file,
input word wr_value,
wr_current,
pc_word,
output word rd_value
);
// Ver comentario en uarch.sv
word file[`NUM_GPREGS] /*verilator public*/;
word rd_actual;
logic rd_pc, hold_rd_pc, forward;
reg_index rd_index;
core_reg_map map_rd
(
.r(rd_r),
.mode(rd_mode),
.is_pc(rd_pc),
.index(rd_index)
);
assign rd_value = hold_rd_pc ? pc_word : forward ? wr_current : rd_actual;
always_ff @(posedge clk) begin
forward <= wr_enable && rd_index == wr_index;
hold_rd_pc <= rd_pc;
if(wr_enable_file)
file[wr_index] <= wr_value;
rd_actual <= file[rd_index];
end
initial begin
forward = 0;
hold_rd_pc = 0;
end
endmodule
|
