summaryrefslogtreecommitdiff
path: root/rtl/core/cp15/tlb.sv
blob: 5cbd19dab59513fb7bf1fa0cfa7b31d1d8b9c052 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
`include "core/uarch.sv"

module core_cp15_tlb
(
	input  logic     clk,
	                 rst_n,

	input  logic     load,
	                 transfer,
	input  word      write
);

	//TODO

endmodule