1 2 3 4 5 6 7 8 9 10 11 12 13
`include "core/uarch.sv" module core_cp15 ( input logic clk, transfer, input coproc_decode dec, input word write, output word read ); endmodule