summaryrefslogtreecommitdiff
path: root/rtl/core/cp15/cache_ops.sv
blob: cb6d4ade20aca953ad842c924ee85b1277f4d160 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
`include "core/uarch.sv"

module core_cp15_cache
(
	input  logic     clk,
	                 rst_n,

	input  logic     load,
	                 transfer,
	input  word      write
);

	//TODO

endmodule