1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
`include "core/uarch.sv"
module core_control_exception
(
input logic clk,
rst_n,
input ctrl_cycle next_cycle,
input psr_intmask intmask,
input logic issue,
irq,
high_vectors,
undefined,
prefetch_abort,
mem_fault,
output logic exception,
exception_offset_pc,
output psr_mode exception_mode,
output word exception_vector
);
logic pending_irq;
logic[2:0] vector_offset;
//TODO: irq, fiq, prefetch abort, swi
assign exception = undefined || prefetch_abort || mem_fault || pending_irq;
assign exception_vector = {{16{high_vectors}}, 11'b0, vector_offset, 2'b00};
always @(posedge clk or negedge rst_n) begin
if(!rst_n) begin
pending_irq <= 0;
vector_offset <= 0;
exception_mode <= 0;
exception_offset_pc <= 0;
end begin
if(issue)
pending_irq <= irq && !intmask.i;
// A2.6.10 Exception priorities
if(mem_fault) begin
vector_offset <= 3'b100;
exception_mode <= `MODE_ABT;
end else if(pending_irq) begin
vector_offset <= 3'b110;
exception_mode <= `MODE_IRQ;
end else if(prefetch_abort) begin
vector_offset <= 3'b011;
exception_mode <= `MODE_ABT;
end else if(undefined) begin
vector_offset <= 3'b001;
exception_mode <= `MODE_UND;
end
end
if(next_cycle.escalate)
exception_offset_pc <= !mem_fault;
end
endmodule
|
