1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
|
`include "core/uarch.sv"
module arm810
(
input logic clk,
output ptr bus_addr,
output logic bus_start,
bus_write,
input logic bus_ready,
input word bus_data_rd,
output word bus_data_wr
);
logic stall, prefetch_flush;
word insn;
ptr fetch_insn_pc, pc, pc_visible;
core_fetch #(.PREFETCH_ORDER(2)) fetch
(
.flush(explicit_branch | wr_pc),
.target(wr_pc ? wr_value[29:0] : branch_target),
.addr(bus_addr),
.fetched(bus_ready),
.fetch_data(bus_data_rd),
.fetch(bus_start),
.insn_pc(fetch_insn_pc),
.*
);
logic dec_execute, dec_undefined, dec_writeback, dec_branch, dec_update_flags;
ptr dec_branch_offset;
alu_decode dec_alu;
core_decode decode
(
.flags(next_flags),
.execute(dec_execute),
.undefined(dec_undefined),
.writeback(dec_writeback),
.branch(dec_branch),
.update_flags(dec_update_flags),
.branch_offset(dec_branch_offset),
.alu(dec_alu),
.*
);
reg_num rd, ra, rb;
logic explicit_branch, writeback, update_flags;
ptr branch_target;
psr_mode reg_mode;
alu_control alu_ctrl;
word alu_base;
logic[7:0] alu_shift;
core_cycles cycles
(
.branch(explicit_branch),
.alu(alu_ctrl),
.*
);
psr_flags flags, next_flags;
core_psr psr
(
.*
);
logic wr_pc;
word wr_value, rd_value_a, rd_value_b;
core_regs regs
(
.rd_r_a(ra),
.rd_r_b(rb),
.rd_mode(reg_mode),
.wr_mode(reg_mode),
.wr_r(rd),
.wr_enable(writeback),
.branch(wr_pc),
.*
);
psr_flags alu_flags;
logic alu_v_valid;
core_alu #(.W(32)) alu
(
.ctrl(alu_ctrl),
.a(rd_value_a),
.base(alu_base),
.shift(alu_shift),
.c_in(flags.c),
.q(wr_value),
.nzcv(alu_flags),
.v_valid(alu_v_valid)
);
endmodule
|
