1 2 3 4 5 6 7 8 9 10 11 12
module core_alu_xor #(parameter W=16) ( input logic[W - 1:0] a, b, output logic[W - 1:0] q ); assign q = a ^ b; endmodule