index
:
conspiracion
master
Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
rtl
/
cache
Mode
Name
Size
-rw-r--r--
cache.sv
2199
log
plain
-rw-r--r--
cache_control.sv
9416
log
plain
-rw-r--r--
defs.sv
1614
log
plain
-rw-r--r--
offsets.sv
1531
log
plain
-rw-r--r--
routing.sv
2764
log
plain
-rw-r--r--
sram.sv
1594
log
plain