1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
|
// (C) 2001-2020 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other
// software and tools, and its AMPP partner logic functions, and any output
// files from any of the foregoing (including device programming or simulation
// files), and any associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License Subscription
// Agreement, Intel FPGA IP License Agreement, or other applicable
// license agreement, including, without limitation, that your use is for the
// sole purpose of programming logic devices manufactured by Intel and sold by
// Intel or its authorized distributors. Please refer to the applicable
// agreement for further details.
// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module dsp_mul_0002 (
aclr0,
chainin,
clock0,
dataa_0,
datab_0,
ena0,
signa,
signb,
result);
input aclr0;
input [63:0] chainin;
input clock0;
input [31:0] dataa_0;
input [31:0] datab_0;
input ena0;
input signa;
input signb;
output [63:0] result;
wire [63:0] sub_wire0;
wire [63:0] result = sub_wire0[63:0];
wire [31:0] wire_dataa;
assign wire_dataa[31:0] = dataa_0;
wire [31:0] wire_datab;
assign wire_datab[31:0] = datab_0;
altera_mult_add altera_mult_add_component (
.aclr0 (aclr0),
.chainin (chainin),
.clock0 (clock0),
.ena0 (ena0),
.signa (signa),
.signb (signb),
.dataa (wire_dataa),
.datab (wire_datab),
.result (sub_wire0),
.accum_sload (1'b0),
.aclr1 (1'b0),
.aclr2 (1'b0),
.aclr3 (1'b0),
.addnsub1 (1'b1),
.addnsub1_round (1'b0),
.addnsub3 (1'b1),
.addnsub3_round (1'b0),
.chainout_round (1'b0),
.chainout_sat_overflow (),
.chainout_saturate (1'b0),
.clock1 (1'b1),
.clock2 (1'b1),
.clock3 (1'b1),
.coefsel0 ({3{1'b0}}),
.coefsel1 ({3{1'b0}}),
.coefsel2 ({3{1'b0}}),
.coefsel3 ({3{1'b0}}),
.datac ({16{1'b0}}),
.ena1 (1'b1),
.ena2 (1'b1),
.ena3 (1'b1),
.mult01_round (1'b0),
.mult01_saturation (1'b0),
.mult0_is_saturated (),
.mult1_is_saturated (),
.mult23_round (1'b0),
.mult23_saturation (1'b0),
.mult2_is_saturated (),
.mult3_is_saturated (),
.negate (1'b0),
.output_round (1'b0),
.output_saturate (1'b0),
.overflow (),
.rotate (1'b0),
.scanina ({32{1'b0}}),
.scaninb ({32{1'b0}}),
.scanouta (),
.scanoutb (),
.sclr0 (1'b0),
.sclr1 (1'b0),
.sclr2 (1'b0),
.sclr3 (1'b0),
.shift_right (1'b0),
.sload_accum (1'b0),
.sourcea ({1{1'b0}}),
.sourceb ({1{1'b0}}),
.zero_chainout (1'b0),
.zero_loopback (1'b0));
defparam
altera_mult_add_component.number_of_multipliers = 1,
altera_mult_add_component.width_a = 32,
altera_mult_add_component.width_b = 32,
altera_mult_add_component.width_result = 64,
altera_mult_add_component.output_register = "CLOCK0",
altera_mult_add_component.output_aclr = "ACLR0",
altera_mult_add_component.output_sclr = "NONE",
altera_mult_add_component.multiplier1_direction = "ADD",
altera_mult_add_component.port_addnsub1 = "PORT_UNUSED",
altera_mult_add_component.addnsub_multiplier_register1 = "UNREGISTERED",
altera_mult_add_component.addnsub_multiplier_aclr1 = "NONE",
altera_mult_add_component.addnsub_multiplier_sclr1 = "NONE",
altera_mult_add_component.multiplier3_direction = "ADD",
altera_mult_add_component.port_addnsub3 = "PORT_UNUSED",
altera_mult_add_component.addnsub_multiplier_register3 = "UNREGISTERED",
altera_mult_add_component.addnsub_multiplier_aclr3 = "NONE",
altera_mult_add_component.addnsub_multiplier_sclr3 = "NONE",
altera_mult_add_component.use_subnadd = "NO",
altera_mult_add_component.representation_a = "UNSIGNED",
altera_mult_add_component.port_signa = "PORT_USED",
altera_mult_add_component.signed_register_a = "CLOCK0",
altera_mult_add_component.signed_aclr_a = "ACLR0",
altera_mult_add_component.signed_sclr_a = "NONE",
altera_mult_add_component.port_signb = "PORT_USED",
altera_mult_add_component.representation_b = "UNSIGNED",
altera_mult_add_component.signed_register_b = "CLOCK0",
altera_mult_add_component.signed_aclr_b = "ACLR0",
altera_mult_add_component.signed_sclr_b = "NONE",
altera_mult_add_component.input_register_a0 = "CLOCK0",
altera_mult_add_component.input_register_a1 = "UNREGISTERED",
altera_mult_add_component.input_register_a2 = "UNREGISTERED",
altera_mult_add_component.input_register_a3 = "UNREGISTERED",
altera_mult_add_component.input_aclr_a0 = "ACLR0",
altera_mult_add_component.input_aclr_a1 = "NONE",
altera_mult_add_component.input_aclr_a2 = "NONE",
altera_mult_add_component.input_aclr_a3 = "NONE",
altera_mult_add_component.input_sclr_a0 = "NONE",
altera_mult_add_component.input_sclr_a1 = "NONE",
altera_mult_add_component.input_sclr_a2 = "NONE",
altera_mult_add_component.input_sclr_a3 = "NONE",
altera_mult_add_component.input_register_b0 = "CLOCK0",
altera_mult_add_component.input_register_b1 = "UNREGISTERED",
altera_mult_add_component.input_register_b2 = "UNREGISTERED",
altera_mult_add_component.input_register_b3 = "UNREGISTERED",
altera_mult_add_component.input_aclr_b0 = "ACLR0",
altera_mult_add_component.input_aclr_b1 = "NONE",
altera_mult_add_component.input_aclr_b2 = "NONE",
altera_mult_add_component.input_aclr_b3 = "NONE",
altera_mult_add_component.input_sclr_b0 = "NONE",
altera_mult_add_component.input_sclr_b1 = "NONE",
altera_mult_add_component.input_sclr_b2 = "NONE",
altera_mult_add_component.input_sclr_b3 = "NONE",
altera_mult_add_component.scanouta_register = "UNREGISTERED",
altera_mult_add_component.scanouta_aclr = "NONE",
altera_mult_add_component.scanouta_sclr = "NONE",
altera_mult_add_component.input_source_a0 = "DATAA",
altera_mult_add_component.input_source_a1 = "DATAA",
altera_mult_add_component.input_source_a2 = "DATAA",
altera_mult_add_component.input_source_a3 = "DATAA",
altera_mult_add_component.input_source_b0 = "DATAB",
altera_mult_add_component.input_source_b1 = "DATAB",
altera_mult_add_component.input_source_b2 = "DATAB",
altera_mult_add_component.input_source_b3 = "DATAB",
altera_mult_add_component.multiplier_register0 = "UNREGISTERED",
altera_mult_add_component.multiplier_register1 = "UNREGISTERED",
altera_mult_add_component.multiplier_register2 = "UNREGISTERED",
altera_mult_add_component.multiplier_register3 = "UNREGISTERED",
altera_mult_add_component.multiplier_aclr0 = "NONE",
altera_mult_add_component.multiplier_aclr1 = "NONE",
altera_mult_add_component.multiplier_aclr2 = "NONE",
altera_mult_add_component.multiplier_aclr3 = "NONE",
altera_mult_add_component.multiplier_sclr0 = "NONE",
altera_mult_add_component.multiplier_sclr1 = "NONE",
altera_mult_add_component.multiplier_sclr2 = "NONE",
altera_mult_add_component.multiplier_sclr3 = "NONE",
altera_mult_add_component.preadder_mode = "SIMPLE",
altera_mult_add_component.preadder_direction_0 = "ADD",
altera_mult_add_component.preadder_direction_1 = "ADD",
altera_mult_add_component.preadder_direction_2 = "ADD",
altera_mult_add_component.preadder_direction_3 = "ADD",
altera_mult_add_component.width_c = 16,
altera_mult_add_component.input_register_c0 = "UNREGISTERED",
altera_mult_add_component.input_register_c1 = "UNREGISTERED",
altera_mult_add_component.input_register_c2 = "UNREGISTERED",
altera_mult_add_component.input_register_c3 = "UNREGISTERED",
altera_mult_add_component.input_aclr_c0 = "NONE",
altera_mult_add_component.input_aclr_c1 = "NONE",
altera_mult_add_component.input_aclr_c2 = "NONE",
altera_mult_add_component.input_aclr_c3 = "NONE",
altera_mult_add_component.input_sclr_c0 = "NONE",
altera_mult_add_component.input_sclr_c1 = "NONE",
altera_mult_add_component.input_sclr_c2 = "NONE",
altera_mult_add_component.input_sclr_c3 = "NONE",
altera_mult_add_component.width_coef = 18,
altera_mult_add_component.coefsel0_register = "UNREGISTERED",
altera_mult_add_component.coefsel1_register = "UNREGISTERED",
altera_mult_add_component.coefsel2_register = "UNREGISTERED",
altera_mult_add_component.coefsel3_register = "UNREGISTERED",
altera_mult_add_component.coefsel0_aclr = "NONE",
altera_mult_add_component.coefsel1_aclr = "NONE",
altera_mult_add_component.coefsel2_aclr = "NONE",
altera_mult_add_component.coefsel3_aclr = "NONE",
altera_mult_add_component.coefsel0_sclr = "NONE",
altera_mult_add_component.coefsel1_sclr = "NONE",
altera_mult_add_component.coefsel2_sclr = "NONE",
altera_mult_add_component.coefsel3_sclr = "NONE",
altera_mult_add_component.coef0_0 = 0,
altera_mult_add_component.coef0_1 = 0,
altera_mult_add_component.coef0_2 = 0,
altera_mult_add_component.coef0_3 = 0,
altera_mult_add_component.coef0_4 = 0,
altera_mult_add_component.coef0_5 = 0,
altera_mult_add_component.coef0_6 = 0,
altera_mult_add_component.coef0_7 = 0,
altera_mult_add_component.coef1_0 = 0,
altera_mult_add_component.coef1_1 = 0,
altera_mult_add_component.coef1_2 = 0,
altera_mult_add_component.coef1_3 = 0,
altera_mult_add_component.coef1_4 = 0,
altera_mult_add_component.coef1_5 = 0,
altera_mult_add_component.coef1_6 = 0,
altera_mult_add_component.coef1_7 = 0,
altera_mult_add_component.coef2_0 = 0,
altera_mult_add_component.coef2_1 = 0,
altera_mult_add_component.coef2_2 = 0,
altera_mult_add_component.coef2_3 = 0,
altera_mult_add_component.coef2_4 = 0,
altera_mult_add_component.coef2_5 = 0,
altera_mult_add_component.coef2_6 = 0,
altera_mult_add_component.coef2_7 = 0,
altera_mult_add_component.coef3_0 = 0,
altera_mult_add_component.coef3_1 = 0,
altera_mult_add_component.coef3_2 = 0,
altera_mult_add_component.coef3_3 = 0,
altera_mult_add_component.coef3_4 = 0,
altera_mult_add_component.coef3_5 = 0,
altera_mult_add_component.coef3_6 = 0,
altera_mult_add_component.coef3_7 = 0,
altera_mult_add_component.accumulator = "NO",
altera_mult_add_component.accum_direction = "ADD",
altera_mult_add_component.use_sload_accum_port = "NO",
altera_mult_add_component.loadconst_value = 64,
altera_mult_add_component.accum_sload_register = "UNREGISTERED",
altera_mult_add_component.accum_sload_aclr = "NONE",
altera_mult_add_component.accum_sload_sclr = "NONE",
altera_mult_add_component.double_accum = "NO",
altera_mult_add_component.width_chainin = 64,
altera_mult_add_component.chainout_adder = "YES",
altera_mult_add_component.chainout_adder_direction = "ADD",
altera_mult_add_component.port_negate = "PORT_UNUSED",
altera_mult_add_component.negate_register = "UNREGISTERED",
altera_mult_add_component.negate_aclr = "NONE",
altera_mult_add_component.negate_sclr = "NONE",
altera_mult_add_component.systolic_delay1 = "UNREGISTERED",
altera_mult_add_component.systolic_aclr1 = "NONE",
altera_mult_add_component.systolic_sclr1 = "NONE",
altera_mult_add_component.systolic_delay3 = "UNREGISTERED",
altera_mult_add_component.systolic_aclr3 = "NONE",
altera_mult_add_component.systolic_sclr3 = "NONE",
altera_mult_add_component.latency = 0,
altera_mult_add_component.input_a0_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_a1_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_a2_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_a3_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_a0_latency_aclr = "NONE",
altera_mult_add_component.input_a1_latency_aclr = "NONE",
altera_mult_add_component.input_a2_latency_aclr = "NONE",
altera_mult_add_component.input_a3_latency_aclr = "NONE",
altera_mult_add_component.input_a0_latency_sclr = "NONE",
altera_mult_add_component.input_a1_latency_sclr = "NONE",
altera_mult_add_component.input_a2_latency_sclr = "NONE",
altera_mult_add_component.input_a3_latency_sclr = "NONE",
altera_mult_add_component.input_b0_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_b1_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_b2_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_b3_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_b0_latency_aclr = "NONE",
altera_mult_add_component.input_b1_latency_aclr = "NONE",
altera_mult_add_component.input_b2_latency_aclr = "NONE",
altera_mult_add_component.input_b3_latency_aclr = "NONE",
altera_mult_add_component.input_b0_latency_sclr = "NONE",
altera_mult_add_component.input_b1_latency_sclr = "NONE",
altera_mult_add_component.input_b2_latency_sclr = "NONE",
altera_mult_add_component.input_b3_latency_sclr = "NONE",
altera_mult_add_component.input_c0_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_c1_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_c2_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_c3_latency_clock = "UNREGISTERED",
altera_mult_add_component.input_c0_latency_aclr = "NONE",
altera_mult_add_component.input_c1_latency_aclr = "NONE",
altera_mult_add_component.input_c2_latency_aclr = "NONE",
altera_mult_add_component.input_c3_latency_aclr = "NONE",
altera_mult_add_component.input_c0_latency_sclr = "NONE",
altera_mult_add_component.input_c1_latency_sclr = "NONE",
altera_mult_add_component.input_c2_latency_sclr = "NONE",
altera_mult_add_component.input_c3_latency_sclr = "NONE",
altera_mult_add_component.coefsel0_latency_clock = "UNREGISTERED",
altera_mult_add_component.coefsel1_latency_clock = "UNREGISTERED",
altera_mult_add_component.coefsel2_latency_clock = "UNREGISTERED",
altera_mult_add_component.coefsel3_latency_clock = "UNREGISTERED",
altera_mult_add_component.coefsel0_latency_aclr = "NONE",
altera_mult_add_component.coefsel1_latency_aclr = "NONE",
altera_mult_add_component.coefsel2_latency_aclr = "NONE",
altera_mult_add_component.coefsel3_latency_aclr = "NONE",
altera_mult_add_component.coefsel0_latency_sclr = "NONE",
altera_mult_add_component.coefsel1_latency_sclr = "NONE",
altera_mult_add_component.coefsel2_latency_sclr = "NONE",
altera_mult_add_component.coefsel3_latency_sclr = "NONE",
altera_mult_add_component.signed_latency_clock_a = "UNREGISTERED",
altera_mult_add_component.signed_latency_aclr_a = "NONE",
altera_mult_add_component.signed_latency_sclr_a = "NONE",
altera_mult_add_component.signed_latency_clock_b = "UNREGISTERED",
altera_mult_add_component.signed_latency_aclr_b = "NONE",
altera_mult_add_component.signed_latency_sclr_b = "NONE",
altera_mult_add_component.addnsub_multiplier_latency_clock1 = "UNREGISTERED",
altera_mult_add_component.addnsub_multiplier_latency_aclr1 = "NONE",
altera_mult_add_component.addnsub_multiplier_latency_sclr1 = "NONE",
altera_mult_add_component.addnsub_multiplier_latency_clock3 = "UNREGISTERED",
altera_mult_add_component.addnsub_multiplier_latency_aclr3 = "NONE",
altera_mult_add_component.addnsub_multiplier_latency_sclr3 = "NONE",
altera_mult_add_component.accum_sload_latency_clock = "UNREGISTERED",
altera_mult_add_component.accum_sload_latency_aclr = "NONE",
altera_mult_add_component.accum_sload_latency_sclr = "NONE",
altera_mult_add_component.negate_latency_clock = "UNREGISTERED",
altera_mult_add_component.negate_latency_aclr = "NONE",
altera_mult_add_component.negate_latency_sclr = "NONE",
altera_mult_add_component.selected_device_family = "Cyclone V";
endmodule
|
