| Age | Commit message (Expand) | Author |
|---|---|---|
| 2022-12-07 | Make --no-tty optional in sim | Alejandro Soto |
| 2022-12-07 | Make the cycle limit optional | Alejandro Soto |
| 2022-12-07 | Implement single-stepping | Alejandro Soto |
| 2022-12-06 | Implement gdbstub | Alejandro Soto |
![]() |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |
| Age | Commit message (Expand) | Author |
|---|---|---|
| 2022-12-07 | Make --no-tty optional in sim | Alejandro Soto |
| 2022-12-07 | Make the cycle limit optional | Alejandro Soto |
| 2022-12-07 | Implement single-stepping | Alejandro Soto |
| 2022-12-06 | Implement gdbstub | Alejandro Soto |