| Age | Commit message (Expand) | Author |
|---|---|---|
| 2023-11-16 | rtl/smp: implement SMP dead/alive handling | Alejandro Soto |
| 2023-10-06 | tb: rename smp_sim to test_smp | Alejandro Soto |
![]() |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |
| Age | Commit message (Expand) | Author |
|---|---|---|
| 2023-11-16 | rtl/smp: implement SMP dead/alive handling | Alejandro Soto |
| 2023-10-06 | tb: rename smp_sim to test_smp | Alejandro Soto |