summaryrefslogtreecommitdiff
path: root/rtl/core (follow)
AgeCommit message (Collapse)Author
2023-11-16rtl/smp: implement SMP dead/alive handlingAlejandro Soto
2023-10-28platform: implement support for disabling CPUsAlejandro Soto
2023-10-06tb/top/test_smp: fix unawaited objectAlejandro Soto
2023-10-05rtl/perf: implement performance unitAlejandro Soto
2023-10-03rtl/core/control: reject strex after exceptionsAlejandro Soto
2023-10-02rtl/core/control: implement exclusive ldstAlejandro Soto
2023-10-02rtl/core: implement ldrex/strex decodeAlejandro Soto
2023-10-02rtl: implement exclusive monitor datapathAlejandro Soto
2023-10-01tb: implement quad-core SMPAlejandro Soto
2023-09-29platform: add CPUs and caches to qsysAlejandro Soto
2023-09-25rtl/core, tb: replace bus_master with a new top-level moduleAlejandro Soto
2023-09-25rtl/cache: implement wait-for-replyAlejandro Soto
2023-09-24rtl/cache: implementAlejandro Soto
2022-12-21Fix clock/reset timing in single-step, dsp_mulAlejandro Soto
2022-12-19Fix spurious high bus_write in page walkerAlejandro Soto
2022-12-18Implement privileged ldm/stm of user registersAlejandro Soto
2022-12-18Implement mode-translated memory accessesAlejandro Soto
2022-12-18Fix datapath of shifter carry-out during adc/sbc/rscAlejandro Soto
2022-12-16Fix privilege escalation while in user modeAlejandro Soto
2022-12-16Implement mode privilege checks in MMUAlejandro Soto
2022-12-16Add interrupt controller to Platform DesignerAlejandro Soto
2022-12-16Implement swi (system call)Alejandro Soto
2022-12-16Implement branch history (simulation only)Alejandro Soto
2022-12-16Fix register corruption when interrupting a load-storeAlejandro Soto
2022-12-16Fix implementation of MMU access faultsAlejandro Soto
2022-12-16Implement interrupt emulationAlejandro Soto
2022-12-16Implement IRQ exceptionsAlejandro Soto
2022-12-16Add cp15 cyclecnt clock sourceAlejandro Soto
2022-12-16Fix sysctrl register dumpAlejandro Soto
2022-12-16Show main cp15 registers in register dumpsAlejandro Soto
2022-12-16Implement prefetch abortsAlejandro Soto
2022-12-16Implement register writes from gdbAlejandro Soto
2022-12-16Implement MMU access checksAlejandro Soto
2022-12-16Implement data abortsAlejandro Soto
2022-12-16Implement hardware virtual memoryAlejandro Soto
2022-12-10Expose cp15 signals to core toplevelAlejandro Soto
2022-12-10Implement rest of cp15 registersAlejandro Soto
2022-12-09Implement CP15 ID registerAlejandro Soto
2022-12-09Implement cp15 controlAlejandro Soto
2022-12-08Fix decoding of msr with immediate operandAlejandro Soto
2022-12-07Fix register-indirect shiftsAlejandro Soto
2022-12-07Implement single-steppingAlejandro Soto
2022-12-06Implement breakpointsAlejandro Soto
2022-11-16Fix carry flag bugAlejandro Soto
2022-11-16Implement bx lrAlejandro Soto
2022-11-16Implement privilege escalationAlejandro Soto
2022-11-16Implement psr read/write logicAlejandro Soto
2022-11-16Simplify flags datapathAlejandro Soto
2022-11-16Finish decode of psr operationsAlejandro Soto
2022-11-16Fix final_writeback condition bugAlejandro Soto
generated by cgit v1.2.3 (git 2.25.1) at 2026-04-17 14:31:13 +0000