| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2024-02-20 | rtl: refactor filenames and directory hierarchy | Alejandro Soto | |
| 2022-12-16 | Add cp15 cyclecnt clock source | Alejandro Soto | |
| 2022-12-16 | Show main cp15 registers in register dumps | Alejandro Soto | |
| 2022-12-16 | Implement MMU access checks | Alejandro Soto | |
| 2022-12-16 | Implement data aborts | Alejandro Soto | |
| 2022-12-10 | Expose cp15 signals to core toplevel | Alejandro Soto | |
| 2022-12-10 | Implement rest of cp15 registers | Alejandro Soto | |
| 2022-11-09 | Implement reset | Alejandro Soto | |
| 2022-11-01 | Add CPUID register | Alejandro Soto | |
| 2022-11-01 | Add the cp15 subsystem | Alejandro Soto | |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |