| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-02-20 | rtl: refactor filenames and directory hierarchy | Alejandro Soto |
| 2022-10-23 | Fix zero-extended (lsr) vs sign-extended (asr) shifts | Alejandro Soto |
| 2022-10-23 | Fix bad decoding of second-operand immediates | Alejandro Soto |
| 2022-10-17 | Fix unsafe decode signals | Alejandro Soto |
| 2022-10-16 | Move isa.sv to core/decode | Alejandro Soto |
| 2022-10-08 | Implement LDR/STR decode | Alejandro Soto |
| 2022-10-02 | Split decoding of flexible second operand out of data instructions | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |