| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-02-20 | rtl/core/control: don't shift branch history registers inside loops | Alejandro Soto |
| 2024-02-20 | rtl: refactor filenames and directory hierarchy | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |