| Age | Commit message (Expand) | Author |
|---|---|---|
| 2023-10-02 | rtl: implement exclusive monitor datapath | Alejandro Soto |
| 2023-10-01 | tb: implement quad-core SMP | Alejandro Soto |
| 2023-09-25 | rtl/core, tb: replace bus_master with a new top-level module | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |