summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2022-11-13Convert core state machines to Quartus-inferring RTLAlejandro Soto
2022-11-13Implement CPU haltAlejandro Soto
2022-11-13Increment debounce wait timeAlejandro Soto
2022-11-13Document reset issuesAlejandro Soto
2022-11-13Add Signal Tap bus master snifferAlejandro Soto
2022-11-13Route cpu_rst_n signal through bus masterAlejandro Soto
2022-11-13Add reset debounceAlejandro Soto
2022-11-13Hardwire PLL reset to groundAlejandro Soto
2022-11-13Add debug instrumentationAlejandro Soto
2022-11-13Simplify stall conditions to reflect uarch changesAlejandro Soto
2022-11-10app: añade aplicación en ASMFabián Montero
2022-11-10Fix fetch discard glitches on flushAlejandro Soto
2022-11-10Load taller_bootrom.bin in kermit scriptAlejandro Soto
2022-11-10Implement support for predictable x-values in simAlejandro Soto
2022-11-10Fix reset glitchesAlejandro Soto
2022-11-10Fix flush-stall relationship in porchAlejandro Soto
2022-11-09Improve sdram sim testAlejandro Soto
2022-11-09Implement initial state randomization in simAlejandro Soto
2022-11-09Implement resetAlejandro Soto
2022-11-09Fix bus master connections in qsysAlejandro Soto
2022-11-09Add reset signal to bus masterAlejandro Soto
2022-11-09Update soc_system.cofAlejandro Soto
2022-11-09Fix bus protocol errors in bus masterAlejandro Soto
2022-11-09Connect bus master to 50MHz reference clockAlejandro Soto
2022-11-09Update fetch, decode testbenchesAlejandro Soto
2022-11-08Fix handling of multi-cycle Avalon waitrequest states in bus masterAlejandro Soto
2022-11-08Add hardware debug interfacesAlejandro Soto
2022-11-08Add sim: sdramAlejandro Soto
2022-11-08Add missing toplevel pin connectionsAlejandro Soto
2022-11-08Improve ALU performanceAlejandro Soto
2022-11-08Register decode output in a new porch stageAlejandro Soto
2022-11-08Rename datapath_decode as ctrl_decodeAlejandro Soto
2022-11-08Refactor decode signals into unified insn_decode structAlejandro Soto
2022-11-07Añade testbench para fetch y decodeJulianCamacho
2022-11-07Adding decode instructions for testJulianCamacho
2022-11-07Adding decode testJulianCamacho
2022-11-07Fix flags hazard in ADC, SBC, RSCAlejandro Soto
2022-11-07Remove false dependencies on control.issue (long combinational)Alejandro Soto
2022-11-07Fix long combinational path between regs and fetchAlejandro Soto
2022-11-07Rework regfile in order to remove negedge triggerAlejandro Soto
2022-11-07Quartus has not support for unique0Alejandro Soto
2022-11-07Add test sim: modeswitchAlejandro Soto
2022-11-07Improve mult simAlejandro Soto
2022-11-07Implement multiplication controlAlejandro Soto
2022-11-07Split decode mux logic out of decode.svAlejandro Soto
2022-11-06Add PSR control signal setAlejandro Soto
2022-11-06Implement decode for mrs, msrAlejandro Soto
2022-11-06Export PSRs to simulationAlejandro Soto
2022-11-06Implement PSR modes and interrupt masksAlejandro Soto
2022-11-06Clean-up control.svAlejandro Soto
generated by cgit v1.2.3 (git 2.25.1) at 2026-04-17 16:25:57 +0000