summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2023-03-29Load kernel, initrd in fpga.kermitce3201Alejandro Soto
2022-12-21Fix clock/reset timing in single-step, dsp_mulAlejandro Soto
2022-12-19Fix spurious high bus_write in page walkerAlejandro Soto
2022-12-19Use 90MHz CPU clockAlejandro Soto
2022-12-18Implement privileged ldm/stm of user registersAlejandro Soto
2022-12-18Implement mode-translated memory accessesAlejandro Soto
2022-12-18Fix datapath of shifter carry-out during adc/sbc/rscAlejandro Soto
2022-12-16Fix privilege escalation while in user modeAlejandro Soto
2022-12-16Implement mode privilege checks in MMUAlejandro Soto
2022-12-16Add script for checking reset conditionsAlejandro Soto
2022-12-16Fix graceful gdb detachAlejandro Soto
2022-12-16Add initramfs PoC with busybox initAlejandro Soto
2022-12-16Improve simulation performance for the most common caseAlejandro Soto
2022-12-16Add interrupt controller to Platform DesignerAlejandro Soto
2022-12-16Implement swi (system call)Alejandro Soto
2022-12-16Implement branch history (simulation only)Alejandro Soto
2022-12-16Fix register corruption when interrupting a load-storeAlejandro Soto
2022-12-16Fix implementation of MMU access faultsAlejandro Soto
2022-12-16Implement interrupt emulationAlejandro Soto
2022-12-16Implement IRQ exceptionsAlejandro Soto
2022-12-16Implement interrupt controllerAlejandro Soto
2022-12-16Update Nix dev shellsAlejandro Soto
2022-12-16Add cp15 cyclecnt clock sourceAlejandro Soto
2022-12-16Implement fast videoAlejandro Soto
2022-12-16Fix sysctrl register dumpAlejandro Soto
2022-12-16Implement page walks in patch-memAlejandro Soto
2022-12-16Implement gdbstub monitorAlejandro Soto
2022-12-16Show main cp15 registers in register dumpsAlejandro Soto
2022-12-16Implement prefetch abortsAlejandro Soto
2022-12-16Implement register writes from gdbAlejandro Soto
2022-12-16Implement MMU access checksAlejandro Soto
2022-12-16Implement data abortsAlejandro Soto
2022-12-16Implement hardware virtual memoryAlejandro Soto
2022-12-10Expose cp15 signals to core toplevelAlejandro Soto
2022-12-10Implement rest of cp15 registersAlejandro Soto
2022-12-09Implement CP15 ID registerAlejandro Soto
2022-12-09Implement cp15 controlAlejandro Soto
2022-12-08Fix decoding of msr with immediate operandAlejandro Soto
2022-12-08Support gdb interruptsAlejandro Soto
2022-12-07Fix register-indirect shiftsAlejandro Soto
2022-12-07Make --no-tty optional in simAlejandro Soto
2022-12-07Make the cycle limit optionalAlejandro Soto
2022-12-07Implement single-steppingAlejandro Soto
2022-12-06Implement breakpointsAlejandro Soto
2022-12-06Implement gdbstubAlejandro Soto
2022-11-20Add tick, bail signals to simulated Avalon slavesAlejandro Soto
2022-11-19Implement JTAG-UART inputAlejandro Soto
2022-11-19Implement interval timer simulationAlejandro Soto
2022-11-17Finish simulationAlejandro Soto
2022-11-17Fix simAlejandro Soto
generated by cgit v1.2.3 (git 2.25.1) at 2026-04-17 03:39:19 +0000