summaryrefslogtreecommitdiff
path: root/rtl/dma_axi32/prgen_demux8.v
diff options
context:
space:
mode:
Diffstat (limited to 'rtl/dma_axi32/prgen_demux8.v')
-rw-r--r--rtl/dma_axi32/prgen_demux8.v77
1 files changed, 77 insertions, 0 deletions
diff --git a/rtl/dma_axi32/prgen_demux8.v b/rtl/dma_axi32/prgen_demux8.v
new file mode 100644
index 0000000..dcea2cb
--- /dev/null
+++ b/rtl/dma_axi32/prgen_demux8.v
@@ -0,0 +1,77 @@
+/////////////////////////////////////////////////////////////////////
+//// ////
+//// Author: Eyal Hochberg ////
+//// eyal@provartec.com ////
+//// ////
+//// Downloaded from: http://www.opencores.org ////
+/////////////////////////////////////////////////////////////////////
+//// ////
+//// Copyright (C) 2010 Provartec LTD ////
+//// www.provartec.com ////
+//// info@provartec.com ////
+//// ////
+//// This source file may be used and distributed without ////
+//// restriction provided that this copyright statement is not ////
+//// removed from the file and that any derivative work contains ////
+//// the original copyright notice and the associated disclaimer.////
+//// ////
+//// This source file is free software; you can redistribute it ////
+//// and/or modify it under the terms of the GNU Lesser General ////
+//// Public License as published by the Free Software Foundation.////
+//// ////
+//// This source is distributed in the hope that it will be ////
+//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
+//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
+//// PURPOSE. See the GNU Lesser General Public License for more////
+//// details. http://www.gnu.org/licenses/lgpl.html ////
+//// ////
+/////////////////////////////////////////////////////////////////////
+//---------------------------------------------------------
+//-- File generated by RobustVerilog parser
+//-- Version: 1.0
+//-- Invoked Fri Mar 25 23:34:52 2011
+//--
+//-- Source file: prgen_demux.v
+//---------------------------------------------------------
+
+
+
+
+module prgen_demux8(sel,x,ch_x);
+
+ parameter WIDTH = 8;
+
+
+ input [3-1:0] sel;
+ input [WIDTH-1:0] x;
+ output [8*WIDTH-1:0] ch_x;
+
+
+ reg [8*WIDTH-1:0] ch_x;
+
+
+
+ always @(/*AUTOSENSE*/sel or x)
+ begin
+ ch_x = {8*WIDTH{1'b0}};
+
+ case (sel)
+ 3'd0 : ch_x[WIDTH-1+WIDTH*0:WIDTH*0] = x;
+ 3'd1 : ch_x[WIDTH-1+WIDTH*1:WIDTH*1] = x;
+ 3'd2 : ch_x[WIDTH-1+WIDTH*2:WIDTH*2] = x;
+ 3'd3 : ch_x[WIDTH-1+WIDTH*3:WIDTH*3] = x;
+ 3'd4 : ch_x[WIDTH-1+WIDTH*4:WIDTH*4] = x;
+ 3'd5 : ch_x[WIDTH-1+WIDTH*5:WIDTH*5] = x;
+ 3'd6 : ch_x[WIDTH-1+WIDTH*6:WIDTH*6] = x;
+ 3'd7 : ch_x[WIDTH-1+WIDTH*7:WIDTH*7] = x;
+
+ default :
+ ch_x[WIDTH-1:0] = x;
+ endcase
+ end
+
+
+endmodule
+
+
+