summaryrefslogtreecommitdiff
path: root/rtl/wb2axip/axlite2wbsp.v
diff options
context:
space:
mode:
authorAlejandro Soto <alejandro@34project.org>2024-05-16 01:08:04 -0600
committerAlejandro Soto <alejandro@34project.org>2024-05-24 05:58:19 -0600
commitb21c321a059e11edeece1c90d97776bb0716d7a0 (patch)
treecb7c3e6c2a5f6fd153c3b01d61040a2c901e0ba8 /rtl/wb2axip/axlite2wbsp.v
parenta6c23ba92d0c2cad9862de1cb11c19b4e06fc0e6 (diff)
rtl: fix quartus errors: parser, synthesis, fitter
Diffstat (limited to 'rtl/wb2axip/axlite2wbsp.v')
-rw-r--r--rtl/wb2axip/axlite2wbsp.v6
1 files changed, 3 insertions, 3 deletions
diff --git a/rtl/wb2axip/axlite2wbsp.v b/rtl/wb2axip/axlite2wbsp.v
index b11b365..f1e5d59 100644
--- a/rtl/wb2axip/axlite2wbsp.v
+++ b/rtl/wb2axip/axlite2wbsp.v
@@ -36,7 +36,7 @@
////////////////////////////////////////////////////////////////////////////////
//
//
-`default_nettype none
+//`default_nettype none
// }}}
module axlite2wbsp #(
// {{{
@@ -49,7 +49,7 @@ module axlite2wbsp #(
`endif
parameter [0:0] OPT_READONLY = 1'b0,
parameter [0:0] OPT_WRITEONLY = 1'b0,
- localparam AXILLSB = $clog2(C_AXI_DATA_WIDTH/8)
+ /*local*/parameter AXILLSB = $clog2(C_AXI_DATA_WIDTH/8)
// }}}
) (
// {{{
@@ -564,5 +564,5 @@ module axlite2wbsp #(
// }}}
endmodule
`ifndef YOSYS
-`default_nettype wire
+//`default_nettype wire
`endif