1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
module conspiracion
(
input wire clk_clk,
input wire rst_n,
input wire halt,
`ifdef VERILATOR
input wire step,
output wire breakpoint,
`endif
output wire cpu_halted,
output wire [12:0] memory_mem_a,
output wire [2:0] memory_mem_ba,
output wire memory_mem_ck,
output wire memory_mem_ck_n,
output wire memory_mem_cke,
output wire memory_mem_cs_n,
output wire memory_mem_ras_n,
output wire memory_mem_cas_n,
output wire memory_mem_we_n,
output wire memory_mem_reset_n,
inout wire [7:0] memory_mem_dq,
inout wire memory_mem_dqs,
inout wire memory_mem_dqs_n,
output wire memory_mem_odt,
output wire memory_mem_dm,
input wire memory_oct_rzqin,
output wire vram_wire_clk,
output wire [12:0] vram_wire_addr,
output wire [1:0] vram_wire_ba,
output wire vram_wire_cas_n,
output wire vram_wire_cke,
output wire vram_wire_cs_n,
inout wire [15:0] vram_wire_dq,
output wire [1:0] vram_wire_dqm,
output wire vram_wire_ras_n,
output wire vram_wire_we_n,
output wire [7:0] pio_leds,
input wire pio_buttons,
input wire [5:0] pio_switches,
output wire vga_dac_clk,
output wire vga_dac_hsync,
output wire vga_dac_vsync,
output wire vga_dac_blank_n,
output wire vga_dac_sync_n,
output wire [7:0] vga_dac_r,
output wire [7:0] vga_dac_g,
output wire [7:0] vga_dac_b
);
logic button;
logic[3:0] data_be;
logic[29:0] addr;
logic[31:0] data_rd, data_wr;
logic reset_reset_n, cpu_clk, cpu_rst_n, cpu_halt,
ready, write, start, irq;
`ifdef VERILATOR
assign cpu_halt = halt;
assign reset_reset_n = rst_n;
assign button = pio_buttons;
`else
debounce reset_debounce
(
.clk(clk_clk),
.dirty(rst_n),
.clean(reset_reset_n)
);
debounce halt_debounce
(
.clk(cpu_clk),
.dirty(halt),
.clean(cpu_halt)
);
debounce button_debounce
(
.clk(clk_clk),
.dirty(pio_buttons),
.clean(button)
);
`endif
arm810 core
(
.clk(cpu_clk),
.rst_n(cpu_rst_n),
.halt(cpu_halt),
.halted(cpu_halted),
.bus_addr(addr),
.bus_data_rd(data_rd),
.bus_data_wr(data_wr),
.bus_data_be(data_be),
.bus_ready(ready),
.bus_write(write),
.bus_start(start),
`ifndef VERILATOR
.step(0),
.breakpoint(),
`endif
.*
);
platform plat
(
.master_0_core_cpu_clk(cpu_clk),
.master_0_core_cpu_rst_n(cpu_rst_n),
.master_0_core_addr(addr),
.master_0_core_data_rd(data_rd),
.master_0_core_data_wr(data_wr),
.master_0_core_data_be(data_be),
.master_0_core_ready(ready),
.master_0_core_write(write),
.master_0_core_start(start),
.master_0_core_irq(irq),
.pll_0_reset_reset(0), //TODO: reset controller, algún día
.pio_0_external_connection_export(pio_leds),
.switches_external_connection_export({2'b00, pio_switches}),
//TODO: glitch rst
.buttons_external_connection_export({7'b0000000, !button}),
.sys_sdram_pll_0_sdram_clk_clk(vram_wire_clk),
.vga_dac_CLK(vga_dac_clk),
.vga_dac_HS(vga_dac_hsync),
.vga_dac_VS(vga_dac_vsync),
.vga_dac_BLANK(vga_dac_blank_n),
.vga_dac_SYNC(vga_dac_sync_n),
.vga_dac_R(vga_dac_r),
.vga_dac_G(vga_dac_g),
.vga_dac_B(vga_dac_b),
.*
);
endmodule
|
