blob: a38df655b8df31f4f979e3876adbec3c8bddbf53 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
module skid_flow
(
input logic clk,
rst_n,
input logic in_valid,
out_ready,
output logic in_ready,
out_valid,
stall
);
logic was_ready, was_valid;
assign stall = !in_ready;
assign in_ready = was_ready || !was_valid;
assign out_valid = in_valid || was_valid;
always @(posedge clk or negedge rst_n)
if (!rst_n) begin
was_ready <= 0;
was_valid <= 0;
end else begin
was_ready <= out_ready;
if (!stall)
was_valid <= in_valid;
end
endmodule
|