1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
`include "gfx/gfx_defs.sv"
module gfx
(
input logic clk,
rst_n,
input logic[5:0] cmd_address,
input logic cmd_read,
cmd_write,
input logic[31:0] cmd_writedata,
output logic[31:0] cmd_readdata,
input logic mem_waitrequest,
mem_readdatavalid,
input logic[15:0] mem_readdata,
output logic[25:0] mem_address,
output logic mem_read,
mem_write,
output logic[15:0] mem_writedata
);
fp readdata, writedata;
mat4 a, b, q, hold_q;
logic start, done;
assign mem_address = 26'b0;
assign mem_read = 1;
assign mem_write = 0;
assign readdata = hold_q[cmd_address[3:2]][cmd_address[1:0]];
assign writedata = cmd_writedata[`FLOAT_BITS - 1:0];
assign cmd_readdata = {{($bits(cmd_readdata) - `FLOAT_BITS){1'b0}}, readdata};
mat_mat_mul mul
(
.in_ready(),
.in_valid(start),
.out_ready(1),
.out_valid(done),
.*
);
always_ff @(posedge clk) begin
if (cmd_write) begin
if (cmd_address[4])
a[cmd_address[3:2]][cmd_address[1:0]] <= writedata;
else
b[cmd_address[3:2]][cmd_address[1:0]] <= writedata;
end
if (done)
hold_q <= q;
end
always_ff @(posedge clk or negedge rst_n)
start <= !rst_n ? 0 : (cmd_write && cmd_address == 5'b11111);
endmodule
|
