1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
|
`include "core/uarch.sv"
module core_control
(
input logic clk,
rst_n,
input logic irq,
halt,
step,
input insn_decode dec,
input ptr insn_pc,
input logic issue_abort,
input psr_mode mode,
input psr_intmask intmask,
input psr_flags flags,
alu_flags,
input word cpsr_rd,
spsr_rd,
rd_value_a,
rd_value_b,
q_alu,
q_shifter,
input logic c_shifter,
mem_ready,
mem_fault,
input word mem_data_rd,
input logic mul_ready,
input word mul_q_hi,
mul_q_lo,
coproc_read,
input logic high_vectors,
`ifdef VERILATOR
input word insn,
`endif
output logic halted,
stall,
branch,
writeback,
breakpoint,
update_flags,
c_in,
output reg_num rd,
ra,
rb,
output ptr branch_target,
pc_visible,
output psr_mode reg_mode,
output alu_op alu,
output word alu_a,
alu_b,
wr_value,
output shifter_control shifter,
output word shifter_base,
output logic[7:0] shifter_shift,
output ptr mem_addr,
output word mem_data_wr,
output logic[3:0] mem_data_be,
output logic mem_start,
mem_write,
output word mul_a,
mul_b,
mul_c_hi,
mul_c_lo,
output logic mul_add,
mul_long,
mul_start,
mul_signed,
coproc,
psr_saved,
psr_write,
psr_wr_flags,
psr_wr_control,
output word psr_wr,
output coproc_decode coproc_ctrl
);
ctrl_cycle cycle, next_cycle;
core_control_cycles ctrl_cycles
(
.*
);
logic bubble, next_bubble;
core_control_stall ctrl_stall
(
.*
);
ptr pc /*verilator public*/, next_pc_visible;
logic issue, undefined, prefetch_abort;
core_control_issue ctrl_issue
(
.*
);
core_control_select ctrl_select
(
.*
);
word mem_offset, ldst_read;
logic ldst, ldst_next, ldst_writeback, pop_valid;
reg_num popped;
logic[1:0] ldst_shift;
core_control_ldst ctrl_ldst
(
.*
);
core_control_branch ctrl_branch
(
.*
);
word saved_base;
logic trivial_shift, data_snd_shift_by_reg;
core_control_data ctrl_data
(
.*
);
logic mul;
reg_num mul_r_add_hi, mul_r_add_lo;
core_control_mul ctrl_mul
(
.*
);
word psr_wb;
logic psr, final_psr_write, final_restore_spsr;
core_control_psr ctrl_psr
(
.*
);
logic final_writeback, final_update_flags;
reg_num final_rd;
core_control_writeback ctrl_wb
(
.*
);
word exception_vector;
logic exception, exception_offset_pc;
psr_mode exception_mode;
core_control_exception ctrl_exc
(
.*
);
word coproc_wb;
core_control_coproc ctrl_cp
(
.*
);
core_control_debug ctrl_dbg
(
.*
);
endmodule
|
