summaryrefslogtreecommitdiff
path: root/rtl/core/alu/and.sv
blob: d119f24677e33a2d6712e5e6e6e93ab17b4e79d5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
module core_alu_and
#(parameter W=16)
(
	input  logic[W - 1:0] a,
	                      b,

	output logic[W - 1:0] q
);

	assign q = a & b;

endmodule