From fb572d6cfb54ce212d2f43de00cb2702f0f433ce Mon Sep 17 00:00:00 2001
From: Alejandro Soto <alejandro@34project.org>
Date: Thu, 10 Nov 2022 20:03:33 -0600
Subject: Hardwire PLL reset to ground

---
 tb/platform.sv | 1 +
 1 file changed, 1 insertion(+)

(limited to 'tb')

diff --git a/tb/platform.sv b/tb/platform.sv
index a43af19..21fb45b 100644
--- a/tb/platform.sv
+++ b/tb/platform.sv
@@ -29,6 +29,7 @@ module platform
 	output wire        memory_mem_dm,                    //                          .mem_dm
 	input  wire        memory_oct_rzqin,                 //                          .oct_rzqin
 	output wire [7:0]  pio_0_external_connection_export, // pio_0_external_connection.export
+	input  wire        pll_0_reset_reset,
 	output wire        pll_0_outclk3_clk,                //             pll_0_outclk3.clk
 	input  wire        reset_reset_n /*verilator public*/,//                     reset.reset_n
 	output wire [12:0] vram_wire_addr,                   //                 vram_wire.addr
-- 
cgit v1.2.3