From c08af15960a7c313948b8b511297d75c09f50b85 Mon Sep 17 00:00:00 2001
From: Alejandro Soto <alejandro@34project.org>
Date: Wed, 4 Oct 2023 19:13:01 -0600
Subject: sim: implement fst traces

---
 sim/sim.py | 11 ++++++++---
 1 file changed, 8 insertions(+), 3 deletions(-)

(limited to 'sim/sim.py')

diff --git a/sim/sim.py b/sim/sim.py
index 4b3871e..6ad3d23 100755
--- a/sim/sim.py
+++ b/sim/sim.py
@@ -6,13 +6,15 @@ parser = argparse.ArgumentParser()
 parser.add_argument('module_path')
 parser.add_argument('verilated')
 parser.add_argument('image')
-parser.add_argument('coverage_out', nargs='?')
+parser.add_argument('--coverage')
+parser.add_argument('--trace')
 args = parser.parse_args()
 
 module_path = args.module_path
 verilated = args.verilated
 image = args.image
-coverage_out = args.coverage_out
+coverage_out = args.coverage
+trace = args.trace
 
 test_name = pathlib.Path(module_path).stem
 module = None
@@ -409,7 +411,10 @@ init_regs = None
 exec_args.append(image)
 
 if coverage_out:
-    exec_args.append(coverage_out)
+    exec_args.extend(['--coverage', coverage_out])
+
+if trace:
+    exec_args.extend(['--trace', trace])
 
 exec_args.append(f'+verilator+seed+{seed}')
 if not os.getenv('SIM_PULLX', 0):
-- 
cgit v1.2.3