From 64d84527cd71c3f96018df8831dcba38623d2e93 Mon Sep 17 00:00:00 2001
From: Alejandro Soto <alejandro@34project.org>
Date: Wed, 2 Nov 2022 23:51:35 -0600
Subject: Use PLL output as CPU clock

---
 rtl/top/conspiracion.sv | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

(limited to 'rtl/top')

diff --git a/rtl/top/conspiracion.sv b/rtl/top/conspiracion.sv
index 41b614f..8b5bdfa 100644
--- a/rtl/top/conspiracion.sv
+++ b/rtl/top/conspiracion.sv
@@ -39,13 +39,14 @@ module conspiracion
 
 	arm810 core
 	(
-		.clk(clk_clk),
+		.clk(cpu_clk),
 		.bus_addr(addr),
 		.bus_data_rd(data_rd),
 		.bus_data_wr(data_wr),
 		.bus_ready(ready),
 		.bus_write(write),
-		.bus_start(start)
+		.bus_start(start),
+		.*
 	);
 
 	//TODO: pio_0_external_connection_export,
-- 
cgit v1.2.3