From 5d798386c3b1c1dc45a2fbc382c9367ccc27c524 Mon Sep 17 00:00:00 2001
From: Alejandro Soto <alejandro@34project.org>
Date: Wed, 9 Nov 2022 09:25:48 -0600
Subject: Implement reset

---
 rtl/core/cp15/cp15.sv | 1 +
 1 file changed, 1 insertion(+)

(limited to 'rtl/core/cp15')

diff --git a/rtl/core/cp15/cp15.sv b/rtl/core/cp15/cp15.sv
index 3855e13..907576a 100644
--- a/rtl/core/cp15/cp15.sv
+++ b/rtl/core/cp15/cp15.sv
@@ -4,6 +4,7 @@
 module core_cp15
 (
 	input  logic         clk,
+	                     rst_n,
 	                     transfer,
 	input  coproc_decode dec,
 	input  word          write,
-- 
cgit v1.2.3