From 190364fedab758b564c6e74500b67f56f6f4e833 Mon Sep 17 00:00:00 2001
From: Alejandro Soto <alejandro@34project.org>
Date: Sun, 6 Nov 2022 12:55:06 -0600
Subject: Split issue logic out of control.sv

---
 rtl/core/control/issue.sv | 46 ++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 46 insertions(+)
 create mode 100644 rtl/core/control/issue.sv

(limited to 'rtl/core/control/issue.sv')

diff --git a/rtl/core/control/issue.sv b/rtl/core/control/issue.sv
new file mode 100644
index 0000000..6ad27f7
--- /dev/null
+++ b/rtl/core/control/issue.sv
@@ -0,0 +1,46 @@
+`include "core/uarch.sv"
+
+module core_control_issue
+(
+	input  logic           clk,
+
+	input  datapath_decode dec,
+	input  ptr             fetch_insn_pc,
+
+	input  ctrl_cycle      next_cycle,
+	input  logic           next_bubble,
+
+`ifdef VERILATOR
+	input  word            insn,
+`endif
+
+	output logic           issue,
+	                       undefined,
+	output ptr             pc,
+	                       pc_visible,
+	                       next_pc_visible
+);
+
+	assign issue = next_cycle == ISSUE && dec.execute && !next_bubble;
+	assign next_pc_visible = fetch_insn_pc + 2;
+
+	always_ff @(posedge clk)
+		if(next_cycle == ISSUE) begin
+			undefined <= dec.undefined;
+
+`ifdef VERILATOR
+			if(dec.undefined)
+				$display("[core] undefined insn: [0x%08x] %08x", fetch_insn_pc << 2, insn);
+`endif
+
+			pc <= fetch_insn_pc;
+			pc_visible <= next_pc_visible;
+		end
+
+	initial begin
+		pc = 0;
+		pc_visible = 2;
+		undefined = 0;
+	end
+
+endmodule
-- 
cgit v1.2.3