From 64d84527cd71c3f96018df8831dcba38623d2e93 Mon Sep 17 00:00:00 2001
From: Alejandro Soto <alejandro@34project.org>
Date: Wed, 2 Nov 2022 23:51:35 -0600
Subject: Use PLL output as CPU clock

---
 conspiracion.sdc | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

(limited to 'conspiracion.sdc')

diff --git a/conspiracion.sdc b/conspiracion.sdc
index 6230720..66d23f5 100644
--- a/conspiracion.sdc
+++ b/conspiracion.sdc
@@ -1,3 +1,3 @@
-create_clock -period 10 -name clk_clk [get_ports clk_clk]
+create_clock -period 20 -name clk_clk [get_ports clk_clk]
 derive_pll_clocks
 derive_clock_uncertainty
-- 
cgit v1.2.3