index
:
conspiracion
master
Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tb
(
follow
)
Age
Commit message (
Collapse
)
Author
2023-11-22
tb/models: add gfx_pineda
Alejandro Soto
2023-11-22
tb/test_fb: update
Alejandro Soto
2023-11-22
tb: add test_mat
Alejandro Soto
2023-11-22
rtl/gfx: implement fp->fixed conversion
Alejandro Soto
2023-11-20
rtl/gfx: remove gfx_{perspective{,_flow}, fp_inv}
Alejandro Soto
2023-11-18
tb: test_fifo: harden test
Alejandro Soto
2023-11-17
tb: add test: fifo
Alejandro Soto
2023-11-16
rtl/smp: implement SMP dead/alive handling
Alejandro Soto
2023-11-02
ip: add ip_fp_inv
Alejandro Soto
2023-10-29
rtl/gfx: implement double-buffered scanout
Alejandro Soto
2023-10-28
platform: implement support for disabling CPUs
Alejandro Soto
2023-10-28
tb: add block test: test_fb
Alejandro Soto
2023-10-27
rtl/gfx: implement fp16 on verilator
Alejandro Soto
2023-10-06
tb: test_smp: add more smp tests
Alejandro Soto
2023-10-06
tb/top/test_smp: fix unawaited object
Alejandro Soto
2023-10-06
tb: implement ring test
Alejandro Soto
2023-10-06
tb: rename smp_sim to test_smp
Alejandro Soto
2023-10-05
rtl/perf: implement performance unit
Alejandro Soto
2023-10-05
tb/sim/sdram: lower max cycles
Alejandro Soto
2023-10-05
tb: move most C++ source files to tb/top/conspiracion
Alejandro Soto
2023-10-05
tb: implement block test: smp_sim reset
Alejandro Soto
2023-10-05
Makefile, tb: add support for cocotb
Alejandro Soto
2023-10-04
sim: implement fst traces
Alejandro Soto
2023-10-04
app, doc, image_processing, tb/sim/descifrador: remove;5D
Alejandro Soto
2023-10-04
rtl/cache: increase to 64KiB per core
Alejandro Soto
2023-10-04
demo: implement cache debug
Alejandro Soto
2023-10-04
rtl/cache: implement debug interface
Alejandro Soto
2023-10-03
tb/sim/strex: test monitor after exception
Alejandro Soto
2023-10-03
tb: fix halt force
Alejandro Soto
2023-10-03
tb/sim: add test: strex
Alejandro Soto
2023-10-02
tb/sim: add test: smp_boot
Alejandro Soto
2023-10-02
tb: implement verilated slaves
Alejandro Soto
2023-10-02
rtl: implement exclusive monitor datapath
Alejandro Soto
2023-10-01
tb: implement quad-core SMP
Alejandro Soto
2023-09-30
platform: implement SMP controller
Alejandro Soto
2023-09-29
tb: read line-sized reads of word-sized I/O slaves
Alejandro Soto
2023-09-29
tb/vga: fix startup window glitch
Alejandro Soto
2023-09-29
tb: enable sim performance flags ("faster is better")
Alejandro Soto
2023-09-29
tb/avalon: fix line equality comparisong
Alejandro Soto
2023-09-26
rtl/mp: fix design
Alejandro Soto
2023-09-25
tb: implement coverage reports
Alejandro Soto
2023-09-25
rtl/core, tb: replace bus_master with a new top-level module
Alejandro Soto
2023-09-25
rtl/cache: fix writeback corruption
Alejandro Soto
2023-09-25
tb: implement cache ring
Alejandro Soto
2023-09-24
tb: implement support for cache line-sized slaves
Alejandro Soto
2022-12-21
Fix clock/reset timing in single-step, dsp_mul
Alejandro Soto
2022-12-18
Implement privileged ldm/stm of user registers
Alejandro Soto
2022-12-18
Fix datapath of shifter carry-out during adc/sbc/rsc
Alejandro Soto
2022-12-16
Improve simulation performance for the most common case
Alejandro Soto
2022-12-16
Implement swi (system call)
Alejandro Soto
[next]