index
:
conspiracion
master
Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator.
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tb
/
top
(
follow
)
Age
Commit message (
Collapse
)
Author
2024-02-20
rtl/core/control: don't shift branch history registers inside loops
Alejandro Soto
2024-02-20
rtl, tb: add core.mk files
Alejandro Soto
2023-11-22
tb/test_fb: update
Alejandro Soto
2023-11-22
tb: add test_mat
Alejandro Soto
2023-11-18
tb: test_fifo: harden test
Alejandro Soto
2023-11-17
tb: add test: fifo
Alejandro Soto
2023-11-16
rtl/smp: implement SMP dead/alive handling
Alejandro Soto
2023-10-29
rtl/gfx: implement double-buffered scanout
Alejandro Soto
2023-10-28
platform: implement support for disabling CPUs
Alejandro Soto
2023-10-28
tb: add block test: test_fb
Alejandro Soto
2023-10-06
tb: test_smp: add more smp tests
Alejandro Soto
2023-10-06
tb/top/test_smp: fix unawaited object
Alejandro Soto
2023-10-06
tb: implement ring test
Alejandro Soto
2023-10-06
tb: rename smp_sim to test_smp
Alejandro Soto
2023-10-05
rtl/perf: implement performance unit
Alejandro Soto
2023-10-05
tb: move most C++ source files to tb/top/conspiracion
Alejandro Soto
2023-10-05
tb: implement block test: smp_sim reset
Alejandro Soto
2023-10-05
Makefile, tb: add support for cocotb
Alejandro Soto
2023-10-04
sim: implement fst traces
Alejandro Soto
2023-10-04
rtl/cache: increase to 64KiB per core
Alejandro Soto
2023-10-04
demo: implement cache debug
Alejandro Soto
2023-10-04
rtl/cache: implement debug interface
Alejandro Soto
2023-10-03
tb: fix halt force
Alejandro Soto
2023-10-02
tb: implement verilated slaves
Alejandro Soto
2023-10-01
tb: implement quad-core SMP
Alejandro Soto
2023-09-29
tb: enable sim performance flags ("faster is better")
Alejandro Soto
2023-09-25
tb: implement coverage reports
Alejandro Soto
2023-09-25
rtl/core, tb: replace bus_master with a new top-level module
Alejandro Soto
2023-09-25
tb: implement cache ring
Alejandro Soto
2023-09-24
tb: implement support for cache line-sized slaves
Alejandro Soto
2022-12-16
Improve simulation performance for the most common case
Alejandro Soto
2022-12-16
Implement branch history (simulation only)
Alejandro Soto
2022-12-16
Fix implementation of MMU access faults
Alejandro Soto
2022-12-16
Implement interrupt controller
Alejandro Soto
2022-12-16
Implement fast video
Alejandro Soto
2022-12-16
Fix sysctrl register dump
Alejandro Soto
2022-12-16
Implement page walks in patch-mem
Alejandro Soto
2022-12-16
Implement gdbstub monitor
Alejandro Soto
2022-12-16
Show main cp15 registers in register dumps
Alejandro Soto
2022-12-16
Implement register writes from gdb
Alejandro Soto
2022-12-16
Implement hardware virtual memory
Alejandro Soto
2022-12-08
Support gdb interrupts
Alejandro Soto
2022-12-07
Make the cycle limit optional
Alejandro Soto
2022-12-07
Implement single-stepping
Alejandro Soto
2022-12-06
Implement breakpoints
Alejandro Soto
2022-12-06
Implement gdbstub
Alejandro Soto
2022-11-20
Add tick, bail signals to simulated Avalon slaves
Alejandro Soto
2022-11-19
Implement JTAG-UART input
Alejandro Soto
2022-11-19
Implement interval timer simulation
Alejandro Soto
2022-11-17
Finish simulation
Alejandro Soto
[next]