| Age | Commit message (Expand) | Author |
|---|---|---|
| 2023-09-25 | rtl/cache: fix writeback corruption | Alejandro Soto |
| 2022-11-08 | Fix handling of multi-cycle Avalon waitrequest states in bus master | Alejandro Soto |
| 2022-10-17 | Break false dependency on r0 for MOV/MVN | Alejandro Soto |
| 2022-10-16 | Add C simulation testbench | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |