| Age | Commit message (Expand) | Author |
|---|---|---|
| 2023-09-24 | tb: implement support for cache line-sized slaves | Alejandro Soto |
| 2022-12-16 | Implement hardware virtual memory | Alejandro Soto |
| 2022-11-14 | Implement VGA simulation | Alejandro Soto |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |