summaryrefslogtreecommitdiff
path: root/sim/sim.py (unfollow)
AgeCommit message (Expand)Author
2024-02-20sim: implement non-virtual memory dumpsAlejandro Soto
2024-02-20rtl/core/control: don't shift branch history registers inside loopsAlejandro Soto
2023-10-04sim: implement fst tracesAlejandro Soto
2023-10-04sim: implement flag overrides in environmentAlejandro Soto
2023-09-25tb: implement coverage reportsAlejandro Soto
2023-09-24sim: fix silent fopen() failAlejandro Soto
2022-12-16Implement branch history (simulation only)Alejandro Soto
2022-12-16Fix implementation of MMU access faultsAlejandro Soto
2022-12-16Implement fast videoAlejandro Soto
2022-12-16Implement gdbstub monitorAlejandro Soto
2022-12-16Show main cp15 registers in register dumpsAlejandro Soto
2022-12-16Implement register writes from gdbAlejandro Soto
2022-12-16Implement hardware virtual memoryAlejandro Soto
2022-12-08Support gdb interruptsAlejandro Soto
2022-12-07Make --no-tty optional in simAlejandro Soto
2022-12-07Make the cycle limit optionalAlejandro Soto
2022-12-07Implement single-steppingAlejandro Soto
2022-12-06Implement gdbstubAlejandro Soto
2022-11-19Implement JTAG-UART inputAlejandro Soto
2022-11-17Implement sim test: descifradorAlejandro Soto
2022-11-14Implement VGA simulationAlejandro Soto
2022-11-10Implement support for predictable x-values in simAlejandro Soto
2022-11-09Implement initial state randomization in simAlejandro Soto
2022-11-07Improve mult simAlejandro Soto
2022-10-31Show simulator output in sim testbenchesAlejandro Soto
2022-10-25Implement explicit sim state dumpAlejandro Soto
2022-10-18Print simulator command line on test failureAlejandro Soto
2022-10-18Support skipping testsAlejandro Soto
2022-10-18Implement register initialization in simAlejandro Soto
2022-10-17Improve sim.py outputAlejandro Soto
2022-10-16Implement register dumpsAlejandro Soto
2022-10-16Implement simulation testbenchesAlejandro Soto
generated by cgit v1.2.3 (git 2.25.1) at 2026-04-17 14:28:28 +0000