| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2022-11-07 | Quartus has not support for unique0 | Alejandro Soto | |
| 2022-11-06 | Export PSRs to simulation | Alejandro Soto | |
| 2022-11-06 | Implement PSR modes and interrupt masks | Alejandro Soto | |
| 2022-10-09 | Pipeline flags writeback (breaks combinational data dependencies) | Alejandro Soto | |
| 2022-10-03 | Fix pipeline hazards | Alejandro Soto | |
| 2022-10-02 | Major shifter-ALU redesign | Alejandro Soto | |
| The shifter unit now works in parallel with the ALU and is no longer part of it. Instructions that use the shifter as input to the ALU will now take an additional cycle, unless the control unit can detect a "trivial shift" situation where the shifter's output will be the same as its input. This change improves Fmax substantially. | |||
| 2022-09-27 | Switch from operand forwarding to next insn stalls (improves Fmax) | Alejandro Soto | |
| 2022-09-25 | Implement flag updates | Alejandro Soto | |
| 2022-09-25 | Refactor CPSR and uarch.sv | Alejandro Soto | |
| 2022-09-25 | Implement register file | Alejandro Soto | |
| 2022-09-24 | Implement decode of ALU instructions | Alejandro Soto | |
 |
index : conspiracion | |
| Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator. |
| summaryrefslogtreecommitdiff |